This paper presents the design details of a two-level space vector pulse width modulation algorithm in PSCAD that is able to generate pulses for three-phase two-level DC/AC converters with two different switching patterns. The presented FORTRAN code is generic and can be easily modified to meet many other kinds of space vector modulation strategies. The code is also editable for hardware programming. The new component is tested and verified by comparing its output as six gating signals with those of a similar component in MATLAB library. Moreover the component is used to generate digital signals for closed-loop control of STATCOM for reactive power compensation in PSCAD. This add-on can be an effective tool to give students better understanding of the space vector modulation algorithm for different control tasks in power electronics area, and can motivate them for learning.
Introduction
The conversion of electrical power from one form into another and its control have always been live research topics that can be implemented with various power electronic circuit topologies (Rashid, 2013) . Among these, forcecommutated voltage source inverters (VSIs) with different topologies, ranging from different voltage and power levels, can synthesize variable AC voltage and frequency from a fixed DC voltage source efficiently to convert a DC voltage to an AC, sinusoidal, three-phase voltage of controllable frequency, phase angle, and amplitude (Colak et al., 2011) . Space vector pulse width modulation (SVPWM) is an industry accepted algorithm for up-to-date VSIs beside the widely used carrier based pulse-width modulation, in which a triangular carrier signal is compared to a reference waveform, usually in the form of pure sinusoidal, sinusoidal plus third harmonic component, or a trapezoidal waveform to obtain the appropriate firing pulses to each of the bidirectional switches. The main benefits of the SVPWM when compared to the carrier based modulation approaches are Holmes and Lipo, 2003a) : higher DC voltage utilization with 15%, less total harmonic distortion (THD), and reduction in switching loss (Stumpf et al., 2013) . But the disadvantage of SVPWM is that it requires complex online computation (Durgasukumar and Pathak, 2012) . There are variations of SVPWM that result in different quality and computational requirements (Chen et al., 2013; Huang et al., 2012) . SVPWM strategies are broadly applied in the open literature to variable frequency drives (Lu and Qu, 2007; Vafakhah and Salmon, 2010; Ün and Hava, 2009 ), active power filters (Asiminoaei and Rodriguez, 2008a,b; Demirkutlu and Hava, 2009; Xiang et al., 2011) , renewable energy systems Karimi-Davijani et al., 2008) , and FACTS/HVDC applications (Wang and Cathey, 2003; Geethalakshmi and Dananjayan, 2008; Norouzizadeh et al., 2010; Xiao et al., 2011; Omar and Rahim, 2009; Xiaojie and Yi, 2011) .
Perhaps, due to the complexity in experimental set-up and hardware programming, the study of VSI applications is usually performed on dynamic simulations, which is more practical and economical than the studies on an experimental prototype. Moreover, simulation models generally give quick and accurate results with shorter time of design for teaching or research purposes. On the other hand, laboratory facilities associated to certain power courses in undergraduate engineering curricula are getting smaller due to the budget constraints (Costa et al., 2012) . Dynamic simulation studies may also be preferred to be an initial phase of hardware programming for SVPWM based algorithms.
In the last decade increasing attention has been given to VSI control based on SVPWM algorithm for different control purposes in power systems. In Muyeen et al. (2007) , the application of SVPWM technique is presented using PSCAD standard library components. Although the model is graphically well-described, the chosen parameters of the library components are not provided which makes it difficult to understand the algorithm in full. In Liu et al. (2010) , a custom two-level SVPWM component in PSCAD is prepared. Although the theory of the algorithm and the flowchart of the program are given, the script of the custom component is not provided. In Xiang et al. (2011) , a three-level VSI based active filter is controlled using a simplified version of SVPWM in PSCAD, but the implementation of the modified algorithm is not clearly stated. In Xiao et al. (2011) , a VSC-HVDC system is established in PSCAD and validated through case studies. The efficiency of the converters is indirectly increased with the high DC voltage utilization property of the SVPWM algorithm. But the implementation details of the SVPWM algorithm is not provided. In Omar and Rahim (2009) , the modeling and simulation of a dynamic voltage restorer to mitigate voltage sags is presented in PSCAD. SVPWM algorithm produces the switching signals of the converter, but its modeling details are not given in the paper. In Karimi-Davijani et al. (2008) , a black box model of the SVPWM is provided that controls the two converters of a doubly fed induction generator for wind turbine application. Xiaojie and Yi (2011) describe the modeling and analysis of a three-level STATCOM based on SVPWM without presenting the modeling details. The common observed situation in the above works and in the open literature is that although the SVPWM algorithm is successfully applied to the control of the VSIs, the papers mainly focus on the transient performance of the control system rather than the SVPWM algorithm itself.
The author is aware of the fact that the older versions of PSCAD (v4.2, v4.3) do not include SVPWM component and only the two recent versions of PSCAD (v4.4, v4.5) include a standard SVPWM component in the master library. Unfortunately the available model is not open-source and does not provide full FORTRAN code for customization (Monitoba Hydro). In this paper, two variations of SVPWM algorithm that result in different harmonic quality and computational requirements are fully presented. Moreover, SVPWM algorithm is applied for the pulse generation of a two-level STATCOM for model verification. The presented SVPWM algorithm is open and extendable, which is highly suitable for power electronics education/research.
Principle of SVPWM
The theory of SVPWM is well known and well documented in the literature (Holmes, 1996; Holtz, 1992; Holmes and Lipo, 2003b) . Here only a short review on SVPWM is presented to lay the foundation for the next sections. SVPWM algorithm is based on the Clark (α-β) transformation that converts three-phase voltages into a voltage vector having fixed amplitude that rotates at an angular frequency of w = 2πf (e.g., f = 50 Hz). The two-level three-phase VSI having six IGBT switches with antiparallel diodes, and a DC capacitor is shown in Fig. 1 . The VSI can only be operated in eight switching states in total so that the input lines are never short-circuited and the output current of the VSI is always continuous. Owing to the Clarke transformation, each state corresponds to an output voltage vector having an amplitude of 2/3 V DC . As illustrated in Fig. 2 , six active vectors divide the α-β plane into six equal sectors, each has 60 • (1-6), and the two zero vectors being equal to zero volts are positioned at the origin. The reference voltage vector V ref lies on any sector of the hexagon at a given time and is approximated in one PWM or chopping period T PWM using a combination of the two adjacent active vectors in the projected sector and one zero vector (Holmes and Lipo, 2003a (Rashid, 2013; Holmes and Lipo, 2003a; Huang et al., 2012) .
(1)
Coding of SVPWM algorithm
PSCAD includes comprehensive library of system models covering many passive elements and control functions for studying the transient behavior of electrical apparatus and networks (Monitoba Hydro). It is also very flexible in building user-defined models. A free version of PSCAD is available for students who wish to model and analyze custom written algorithms such as SVPWM. This section presents the overall PSCAD model of the SVPWM algorithm including its graphical view and flow chart. Besides the full FORTRAN code is provided in Appendix A. Center-aligned symmetrical switching patterns for SVPWM can be classified according to the distribution style and the realization means of the zero vector. For example, switching states of ppp and nnn can be combined within each single switching cycle. Or alternatively, switching state ppp can be considered for some of the full switching cycles, while switching state nnn is considered for the subsequent full switching cycles. With this respect, the user is able to choose these two types of the switching patterns, namely, pattern #1 and pattern #2 (Yu, 2016) . Using PSCAD new component wizard, the custom component for SVPWM algorithm is designed as in Fig. 3 which consists of three parts: (i) Graphic, (ii) Parameters, (iii) Script. Graphical part is shown in Fig. 3(a) which has four inputs and one six-dimensional output, each of which is assigned for one IGBT gate to turn it on or off. The "Parameters" part is designed as in Fig. 3(b) that can be reached when double clicked on the graphic. It includes one radio button and one drop list to allow the user to select PLL type and switching pattern type, respectively. "m" is the modulation index input to control the magnitude of the VSI output voltage either in the under-modulation (0 ≤ m < 0.907) or over-modulation region (0.907 ≤ m ≤ 1) (Bose, 2002) . "PLL signal" is the phase locked loop (PLL) input having two options. When "Internal PLL" is selected, the component produces a saw tooth signal with the fundamental frequency (i.e., 50 or 60 Hz), (Fig. 3(c) ), specified by the user with "Fund freq" input. The "PLL signal" input port is then used to set the required phase shift to the saw tooth waveform. FORTRAN does not include a standard command for saw tooth waveform generation so that the waveform is produced by the following function in the range −1 to 1, where t is simulation time and a is period (Wikipedia) :
int(x) function returns the largest integer which is not greater than x (e.g., int(2.4) = int(2.7) = 2). The internal PLL signal is used to simulate the algorithm virtually by incrementing the sector number (1-6) for testing purposes. It is programmed that when "PLL signal" is set to zero, the reference voltage vector V ref is aligned on the α-axis (Fig. 2) at time t = 0 and begins to rotate in counter clock wise direction once the model is run. When "External PLL" is chosen, the component accepts the PLL signal from outside so that VSI output voltage can be synchronized with a three-phase reference voltage and closed-loop control of VSI can be made, such as in STATCOM or in active power filter applications. The "PWM freq" is the input to set the frequency of two periodic waveforms, saw tooth waveform for pattern #1 and triangular waveform for pattern #2, both are used to determine the switching intervals of the active/zero vectors in one switching period. Sector finding is a prerequisite for both pattern #1 and #2, which finds the projection of voltage vector on the α-β plane on the execution time. A typical sector distribution may be obtained as in Fig. 3(d) over time if internal "PLL signal" is set to zero. The sector number is used to calculate the timing of active/zero vectors in pattern #1, and to execute the conversion table in pattern #2, respectively. The full Fortran code of pattern #1 and #2, are given in Appendix A, including optimum switching sequences for both patterns. Fig. 4 shows how switching intervals of active and zero vectors are determined for pattern #1 at a switching frequency of 10 kHz. In Fig. 4, T a , Fig. 3 . SVPWM algorithm implementation in PSCAD.
T b , and T 0 represent the application durations of the active and the zero vectors, respectively. For example, if V ref is in sector 1, the subscripts a and b becomes 1 and 2, respectively. For pattern #1, the switching sequence is obtained by comparing the saw tooth signal with the vector transition time to define the interval (1-7). Later on, the algorithm evaluates the interval and the sector number together to find the optimum switching combination in one switching period. For comparison, the switching signals of pattern #2 in one switching period are given in Fig. 5 . Note that each IGBT switches twice per every switching period in pattern #1, while one IGBT remains in the ON-state for the entire switching period in pattern #2. Consequently, the number of switching times for this pattern is less than pattern #1. As a result, switching losses are reduced with pattern #2. When viewed from the conduction losses point of view, pattern #1 has the advantage of equal heating of the six semiconductors due to the realization of zero vector by equal applying of ppp and nnn zero vectors. However this situation is not the case of pattern #2, in which unequal applying of ppp and nnn zero vectors exist. 
Test cases
In this section, the SVPWM algorithm written in PSCAD is tested and verified through various simulation scenarios when solution time step is set to 2 s. The simulation model is depicted in Fig. 6 that has a flexible structure using circuit breakers so that two different types of simulation scenarios can be considered which are mentioned in the following sub-sections.
VSI open-loop control
In this case study, SVPWM algorithm which produces the firing pulses to the IGBTs in the two-level six-pulse VSI is investigated in open-loop conditions without any feedback measurement. So only the "Power Circuit", "Gat- ing Signal Generation", and "THD and RMS Measurement" blocks presented in Fig. 6 are used. To observe the simulated waveforms, AC side and DC side terminals of the VSI is connected to a three-phase resistive load and a DC voltage source, respectively, by turning on the breaker 1. At the same time, VSI should be isolated from the three-phase source by turning off the breaker 2. This circuit configuration yields a clean waveform observation that the VSI produces at its AC terminals when it is fed from a pure DC voltage source without any ripples. The fundamental and the switching frequency of the SVPWM block is set to 50 Hz and 15 kHz, respectively. When the breaker 1 is closed, the PSCAD signal "BRK1" becomes 0 so that the inputs "m" and "PLL signal" of the SVPWM block are set to 0.7 and 0, respectively and the VSI operates in open-loop conditions that produces a three-phase balanced voltage waveform with a fixed magnitude and zero phase shift according to the internally generated PLL saw tooth signal. In Fig. 7(a) , the line-to-neutral voltage (V An ), the line-to-line voltage (V AB ), and upper leg gating signals of the VSI (g1-3) are shown for a duration of two fundamental cycles when pattern #1 is applied. The same sort of simulated waveforms are presented in Fig. 7(b) for pattern #2. It is observed that the voltage wave- forms for pattern #1 is tighter than those of pattern #2 due to the fact that there is always a channel staying in the ON-state for the entire PWM period in pattern #2. Fig. 8 shows some simulation results when pattern #1 and #2 are compared with each other in the same operating conditions of open-loop control. Fig. 8(a) shows that the relationship between the modulation index m and the rms value of the VSI output voltage is practically the same for both switching patterns. Fig. 8(b) confirms that the total switching count of pattern #2 is less than pattern #1. The result is more apparent after the switching frequency of 3 kHz. Fig. 8(c) and (d) presents the recorded THD values of the VSI line-to-neutral voltage between 0.3 and 15 kHz when the first 255 harmonics are included in the calculation. It is obvious that the harmonic content reduces significantly as the switching frequency is increased. At 10 kHz or more, the THD value is almost the same for both switching patterns. One can conclude that pattern #2 may be preferably chosen for high switching frequencies of the SVPWM algorithm, since at high switching frequencies, pattern #2 reduces the switching losses significantly while producing almost the same harmonic content of pattern #1.
VSI closed-loop control
The verification of the SVPWM algorithm is also done when it is used to produce the gating signals of the six-pulse VSI, which is considered as a closed-loop controlled STATCOM. To accomplish this, breakers 1 and 2 are opened to isolate DC voltage source and the three-phase load from the VSI, respectively. At the same time, breaker 3 is closed so that the AC terminals of the VSI are connected to the three-phase system through the coupling impedance as shown in Fig. 6 . The VSI is synchronized with the three-phase system using a standard PLL block in PSCAD. The fundamental frequency input of the SVPWM block is set to 60 Hz, since the power system operates at 60 Hz. In this case study, the switching frequency of the SVPWM algorithm is set to 15 kHz, which is an acceptable value showing very small harmonic content. The simulation results only when pattern #1 is chosen is illustrated in Fig. 9 . This is due to the fact that results obtained with pattern #2 is visually the same to those of pattern #1. In the study of "VSI Open-Loop Control", a detailed comparison of the two patterns has already been done in terms of harmonic content and switching losses. Particularly, Fig. 9(a) shows the performance of the STATCOM for varying the reference reactive power (Q ref ). Initially, Q ref is set to −50 kVAR (minus sign means injection from STATCOM to the system, i.e., capacitive compensation). At t = 4.0 s, the reference reactive power is changed to +50 kVAR (+ sign means injection from the power system to the STATCOM, i.e., inductive compensation). Q ref is easily controlled by adjusting the modulation index, m with a PI controller as shown in Fig. 6 . When Q ref is increased, m is decreased (Fig. 9(b) ) as a result of the AC voltage magnitude of the VSI decreases and the reactive power injected by the STATCOM decreases as expected. DC link voltage of the STATCOM should be tightly regulated which is necessary for proper operation. Hence, another PI controller shown in Fig. 6 is used to maintain the DC link voltage at 1.2 kV. Fig. 9(c) shows that the DC voltage controller is robust and gives satisfactory response for both capacitive and inductive regions. Fig. 9(d) shows that at 4.0 s, the phase angle (ph svpwm), which is the actual output of the DC link voltage controller, is updated to a new steady-state value so that the real power drawn by the STATCOM increases so as to keep DC link voltage at its reference value. It is concluded that the custom written SVPWM algorithm works flawlessly in STATCOM closedloop control, since the PI controllers exhibit acceptable dynamic performance and practically show no steady-state error.
Conclusion
SVPWM is commonly adopted in modern control of power converters. This work presents the digital control of three-phase inverters with SVPWM algorithm with two different switching patterns in one of the most accepted simulation platforms. The implementation of the SVPWM algorithm with full FORTRAN code in PSCAD is explained in full. The presented work can also be considered as an educational tool for teaching digital SVPWM algorithm, which is also suitable for customization or hardware programming. It is readily shown that the SVPWM block in PSCAD can be used for transient simulation of a SVPWM-controlled VSI as STATCOM. This study will benefit for power electronics education. The provided code can be very helpful for undergraduates as well as research students to understand working principle of the algorithm or to write custom SVPWM code for multi-level converter topologies.
